123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403 |
- /*
- * Copyright (c) 2019 - 2020, Nordic Semiconductor ASA
- *
- * SPDX-License-Identifier: Apache-2.0
- */
- #ifndef NRFX_CONFIG_H__
- #define NRFX_CONFIG_H__
- /*
- * These are mappings of Kconfig options enabling nrfx drivers and particular
- * peripheral instances to the corresponding symbols used inside of nrfx.
- * Please note that only subsets of these entries are used for particular SoCs
- * supported by nrfx (see the corresponding nrfx_config_*.h files).
- */
- #ifdef CONFIG_NRFX_ADC
- #define NRFX_ADC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_CLOCK
- #define NRFX_CLOCK_ENABLED 1
- #endif
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC
- #if defined(CONFIG_SOC_SERIES_NRF91X) || defined(CONFIG_SOC_SERIES_NRF53X)
- #define NRFX_CLOCK_CONFIG_LF_SRC 1
- #else
- #define NRFX_CLOCK_CONFIG_LF_SRC 0
- #endif
- #endif // CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL
- #if defined(CONFIG_SOC_SERIES_NRF91X) || defined(CONFIG_SOC_SERIES_NRF53X)
- #define NRFX_CLOCK_CONFIG_LF_SRC 2
- #else
- #define NRFX_CLOCK_CONFIG_LF_SRC 1
- #endif
- #endif // CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_SYNTH
- #ifdef CONFIG_SOC_SERIES_NRF53X
- #define NRFX_CLOCK_CONFIG_LF_SRC 3
- #else
- #define NRFX_CLOCK_CONFIG_LF_SRC 2
- #endif
- #endif // CONFIG_CLOCK_CONTROL_NRF_K32SRC_SYNTH
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_EXT_LOW_SWING
- #define NRFX_CLOCK_CONFIG_LF_SRC 131073
- #endif
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_EXT_FULL_SWING
- #define NRFX_CLOCK_CONFIG_LF_SRC 196609
- #endif
- #ifdef CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION
- #define NRFX_CLOCK_CONFIG_LF_CAL_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_CLOCK_LFXO_TWO_STAGE_ENABLED
- #define NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_COMP
- #define NRFX_COMP_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_DPPI
- #define NRFX_DPPI_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU
- #define NRFX_EGU_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU0
- #define NRFX_EGU0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU1
- #define NRFX_EGU1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU2
- #define NRFX_EGU2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU3
- #define NRFX_EGU3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU4
- #define NRFX_EGU4_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_EGU5
- #define NRFX_EGU5_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_GPIOTE
- #define NRFX_GPIOTE_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_I2S
- #define NRFX_I2S_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_IPC
- #define NRFX_IPC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_LPCOMP
- #define NRFX_LPCOMP_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_NFCT
- #define NRFX_NFCT_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_NVMC
- #define NRFX_NVMC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PDM
- #define NRFX_PDM_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_POWER
- #define NRFX_POWER_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PPI
- #define NRFX_PPI_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS
- #define NRFX_PRS_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS_BOX_0
- #define NRFX_PRS_BOX_0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS_BOX_1
- #define NRFX_PRS_BOX_1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS_BOX_2
- #define NRFX_PRS_BOX_2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS_BOX_3
- #define NRFX_PRS_BOX_3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PRS_BOX_4
- #define NRFX_PRS_BOX_4_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PWM
- #define NRFX_PWM_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PWM0
- #define NRFX_PWM0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PWM1
- #define NRFX_PWM1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PWM2
- #define NRFX_PWM2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_PWM3
- #define NRFX_PWM3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_QDEC
- #define NRFX_QDEC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_QSPI
- #define NRFX_QSPI_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_RNG
- #define NRFX_RNG_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_RTC
- #define NRFX_RTC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_RTC0
- #define NRFX_RTC0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_RTC1
- #define NRFX_RTC1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_RTC2
- #define NRFX_RTC2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SAADC
- #define NRFX_SAADC_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPI
- #define NRFX_SPI_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPI0
- #define NRFX_SPI0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPI1
- #define NRFX_SPI1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPI2
- #define NRFX_SPI2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM
- #define NRFX_SPIM_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM0
- #define NRFX_SPIM0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM1
- #define NRFX_SPIM1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM2
- #define NRFX_SPIM2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM3
- #define NRFX_SPIM3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIM4
- #define NRFX_SPIM4_ENABLED 1
- #endif
- #if defined(CONFIG_SPI_3_NRF_RX_DELAY) || defined(CONFIG_SPI_4_NRF_RX_DELAY)
- #define NRFX_SPIM_EXTENDED_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIS
- #define NRFX_SPIS_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIS0
- #define NRFX_SPIS0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIS1
- #define NRFX_SPIS1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIS2
- #define NRFX_SPIS2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SPIS3
- #define NRFX_SPIS3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_SYSTICK
- #define NRFX_SYSTICK_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TEMP
- #define NRFX_TEMP_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER
- #define NRFX_TIMER_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER0
- #define NRFX_TIMER0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER1
- #define NRFX_TIMER1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER2
- #define NRFX_TIMER2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER3
- #define NRFX_TIMER3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TIMER4
- #define NRFX_TIMER4_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWI
- #define NRFX_TWI_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWI0
- #define NRFX_TWI0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWI1
- #define NRFX_TWI1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIM
- #define NRFX_TWIM_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIM0
- #define NRFX_TWIM0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIM1
- #define NRFX_TWIM1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIM2
- #define NRFX_TWIM2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIM3
- #define NRFX_TWIM3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIS
- #define NRFX_TWIS_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIS0
- #define NRFX_TWIS0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIS1
- #define NRFX_TWIS1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIS2
- #define NRFX_TWIS2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_TWIS3
- #define NRFX_TWIS3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UART
- #define NRFX_UART_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UART0
- #define NRFX_UART0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UARTE
- #define NRFX_UARTE_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UARTE0
- #define NRFX_UARTE0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UARTE1
- #define NRFX_UARTE1_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UARTE2
- #define NRFX_UARTE2_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_UARTE3
- #define NRFX_UARTE3_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_USBD
- #define NRFX_USBD_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_USBREG
- #define NRFX_USBREG_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_WDT
- #define NRFX_WDT_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_WDT0
- #define NRFX_WDT0_ENABLED 1
- #endif
- #ifdef CONFIG_NRFX_WDT1
- #define NRFX_WDT1_ENABLED 1
- #endif
- #if defined(CONFIG_SOC_SERIES_BSIM_NRFXX)
- #include "nrfx_config_bsim.h"
- #endif
- /*
- * For chips with TrustZone support, MDK provides CMSIS-Core peripheral
- * accessing symbols in two flavors, with secure and non-secure base address
- * mappings. Their names contain the suffix _S or _NS, respectively.
- * Because nrfx HALs and drivers require these peripheral accessing symbols
- * without any suffixes, the following macro is provided that will translate
- * their names according to the kind of the target that is built.
- */
- #if defined(NRF_TRUSTZONE_NONSECURE)
- #define NRF_PERIPH(P) P##_NS
- #else
- #define NRF_PERIPH(P) P##_S
- #endif
- #if defined(NRF51)
- #include <nrfx_config_nrf51.h>
- #elif defined(NRF52805_XXAA)
- #include <nrfx_config_nrf52805.h>
- #elif defined(NRF52810_XXAA)
- #include <nrfx_config_nrf52810.h>
- #elif defined(NRF52811_XXAA)
- #include <nrfx_config_nrf52811.h>
- #elif defined(NRF52820_XXAA)
- #include <nrfx_config_nrf52820.h>
- #elif defined(NRF52832_XXAA) || defined (NRF52832_XXAB)
- #include <nrfx_config_nrf52832.h>
- #elif defined(NRF52833_XXAA)
- #include <nrfx_config_nrf52833.h>
- #elif defined(NRF52840_XXAA)
- #include <nrfx_config_nrf52840.h>
- #elif defined(NRF5340_XXAA_APPLICATION)
- #include <nrfx_config_nrf5340_application.h>
- #elif defined(NRF5340_XXAA_NETWORK)
- #include <nrfx_config_nrf5340_network.h>
- #elif defined(NRF9160_XXAA)
- #include <nrfx_config_nrf9160.h>
- #else
- #error "Unknown device."
- #endif
- #endif // NRFX_CONFIG_H__
|