soc_irq.h 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. /*
  2. * Copyright (c) 2019 Actions Semiconductor Co., Ltd
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. /**
  7. * @file IRQ configuration macros for Actions SoC
  8. */
  9. #ifndef _ACTIONS_SOC_IRQ_H_
  10. #define _ACTIONS_SOC_IRQ_H_
  11. #define IRQ_ID_AVS 0
  12. #define IRQ_ID_WD2HZ 1
  13. #define IRQ_ID_TIMER0 2
  14. #define IRQ_ID_TIMER1 3
  15. #define IRQ_ID_TIMER2 4
  16. #define IRQ_ID_TIMER3 5
  17. #define IRQ_ID_TIMER4 6
  18. #define IRQ_ID_RTC 7
  19. #define IRQ_ID_I2S0 8
  20. #define IRQ_ID_I2S1 9
  21. #define IRQ_ID_TIMER5 10
  22. #define IRQ_ID_USB 11
  23. #define IRQ_ID_SPI0 12
  24. #define IRQ_ID_SPI1 13
  25. #define IRQ_ID_SPI2 14
  26. #define IRQ_ID_SPI3 15
  27. #define IRQ_ID_SD0 16
  28. #define IRQ_ID_SD1 17
  29. #define IRQ_ID_I2C0 18
  30. #define IRQ_ID_I2C1 19
  31. #define IRQ_ID_DSP 20
  32. #define IRQ_ID_DSP1 21
  33. #define IRQ_ID_UART0 22
  34. #define IRQ_ID_UART1 23
  35. #define IRQ_ID_UART2 24
  36. #define IRQ_ID_I2C2 25
  37. #define IRQ_ID_I2C3 26
  38. #define IRQ_ID_DMA0 27
  39. #define IRQ_ID_DMA1 28
  40. #define IRQ_ID_DMA2 29
  41. #define IRQ_ID_DMA3 30
  42. #define IRQ_ID_DMA4 31
  43. #define IRQ_ID_DMA5 32
  44. #define IRQ_ID_DMA6 33
  45. #define IRQ_ID_DMA7 34
  46. #define IRQ_ID_DMA8 35
  47. #define IRQ_ID_DMA9 36
  48. #define IRQ_ID_GPIO 37
  49. #define IRQ_ID_SDMA0 38
  50. #define IRQ_ID_SDMA1 39
  51. #define IRQ_ID_DAC 40
  52. #define IRQ_ID_ADC 41
  53. #define IRQ_ID_SDMA4 42
  54. #define IRQ_ID_LCD 43
  55. #define IRQ_ID_SDMA2 44
  56. #define IRQ_ID_SDMA3 45
  57. #define IRQ_ID_RTC_IT 46
  58. #define IRQ_ID_SEC 47
  59. #define IRQ_ID_MPU 48
  60. #define IRQ_ID_DE 49
  61. #define IRQ_ID_TWS1 50
  62. #define IRQ_ID_LRADC 51
  63. #define IRQ_ID_PMU 52
  64. #define IRQ_ID_SPI0_CACHE 53
  65. #define IRQ_ID_SPI1_CACHE 54
  66. #define IRQ_ID_DACFIFO 55
  67. #define IRQ_ID_BT 56
  68. #define IRQ_ID_JPEG 57
  69. #define IRQ_ID_TWS 58
  70. #define IRQ_ID_GPU 59
  71. #define IRQ_ID_SPI0MT 60
  72. #define IRQ_ID_SPI1MT 61
  73. #define IRQ_ID_IIC0MT 62
  74. #define IRQ_ID_IIC1MT 63
  75. #define WK_ID_TIMER0 15
  76. #define WK_ID_TIMER1 16
  77. #define WK_ID_TIMER2 17
  78. #define WK_ID_TIMER3 18
  79. #define WK_ID_TIMER4 19
  80. #define WK_ID_RTC 20
  81. #define WK_ID_TIMER5 21
  82. #define WK_ID_GPIO 22
  83. #define WK_ID_RTC_IT 23
  84. #define WK_ID_TWS1 24
  85. #define WK_ID_PMU 25
  86. #define WK_ID_BT 26
  87. #define WK_ID_TWS0 27
  88. #define WK_ID_SPI0MT 28
  89. #define WK_ID_SPI1MT 29
  90. #define WK_ID_IIC0MT 30
  91. #define WK_ID_IIC1MT 31
  92. #endif /* _ACTIONS_SOC_IRQ_H_ */