123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101 |
- /*
- * Copyright (c) 2019 Actions Semiconductor Co., Ltd
- *
- * SPDX-License-Identifier: Apache-2.0
- */
- /**
- * @file IRQ configuration macros for Actions SoC
- */
- #ifndef _ACTIONS_SOC_IRQ_H_
- #define _ACTIONS_SOC_IRQ_H_
- #define IRQ_ID_AVS 0
- #define IRQ_ID_WD2HZ 1
- #define IRQ_ID_TIMER0 2
- #define IRQ_ID_TIMER1 3
- #define IRQ_ID_TIMER2 4
- #define IRQ_ID_TIMER3 5
- #define IRQ_ID_TIMER4 6
- #define IRQ_ID_RTC 7
- #define IRQ_ID_I2S0 8
- #define IRQ_ID_I2S1 9
- #define IRQ_ID_TIMER5 10
- #define IRQ_ID_USB 11
- #define IRQ_ID_SPI0 12
- #define IRQ_ID_SPI1 13
- #define IRQ_ID_SPI2 14
- #define IRQ_ID_SPI3 15
- #define IRQ_ID_SD0 16
- #define IRQ_ID_SD1 17
- #define IRQ_ID_I2C0 18
- #define IRQ_ID_I2C1 19
- #define IRQ_ID_DSP 20
- #define IRQ_ID_DSP1 21
- #define IRQ_ID_UART0 22
- #define IRQ_ID_UART1 23
- #define IRQ_ID_UART2 24
- #define IRQ_ID_I2C2 25
- #define IRQ_ID_I2C3 26
- #define IRQ_ID_DMA0 27
- #define IRQ_ID_DMA1 28
- #define IRQ_ID_DMA2 29
- #define IRQ_ID_DMA3 30
- #define IRQ_ID_DMA4 31
- #define IRQ_ID_DMA5 32
- #define IRQ_ID_DMA6 33
- #define IRQ_ID_DMA7 34
- #define IRQ_ID_DMA8 35
- #define IRQ_ID_DMA9 36
- #define IRQ_ID_GPIO 37
- #define IRQ_ID_SDMA0 38
- #define IRQ_ID_SDMA1 39
- #define IRQ_ID_DAC 40
- #define IRQ_ID_ADC 41
- #define IRQ_ID_SDMA4 42
- #define IRQ_ID_LCD 43
- #define IRQ_ID_SDMA2 44
- #define IRQ_ID_SDMA3 45
- #define IRQ_ID_RTC_IT 46
- #define IRQ_ID_SEC 47
- #define IRQ_ID_MPU 48
- #define IRQ_ID_DE 49
- #define IRQ_ID_TWS1 50
- #define IRQ_ID_LRADC 51
- #define IRQ_ID_PMU 52
- #define IRQ_ID_SPI0_CACHE 53
- #define IRQ_ID_SPI1_CACHE 54
- #define IRQ_ID_DACFIFO 55
- #define IRQ_ID_BT 56
- #define IRQ_ID_JPEG 57
- #define IRQ_ID_TWS 58
- #define IRQ_ID_GPU 59
- #define IRQ_ID_SPI0MT 60
- #define IRQ_ID_SPI1MT 61
- #define IRQ_ID_IIC0MT 62
- #define IRQ_ID_IIC1MT 63
- #define WK_ID_TIMER0 15
- #define WK_ID_TIMER1 16
- #define WK_ID_TIMER2 17
- #define WK_ID_TIMER3 18
- #define WK_ID_TIMER4 19
- #define WK_ID_RTC 20
- #define WK_ID_TIMER5 21
- #define WK_ID_GPIO 22
- #define WK_ID_RTC_IT 23
- #define WK_ID_TWS1 24
- #define WK_ID_PMU 25
- #define WK_ID_BT 26
- #define WK_ID_TWS0 27
- #define WK_ID_SPI0MT 28
- #define WK_ID_SPI1MT 29
- #define WK_ID_IIC0MT 30
- #define WK_ID_IIC1MT 31
- #endif /* _ACTIONS_SOC_IRQ_H_ */
|