Home Explore Help
Sign In
robbin
/
UTS6710
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: master
Branches Tags
UTS6710
/
drivers
/
include
/
reserve_mmap
/
drv_reserve_mmap_331.h

drv_reserve_mmap_331.h 2.4 KB
Permalink History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384 
  1. #ifndef _DRV_RESERV_MMAP_331_H_
    2. 

  2. #define _DRV_RESERV_MMAP_331_H_
    3. 

  3. 

  4. #define RMEM_START_ADDR 			RMEM_MPEG_START_ADDR-RMEM_DTV_VBV-RMEM_DTV_VIP-RMEM_BLT-ADD_OSD_COMPRESS_SIZE-RMEM_DTV_OSDLIB-RMEM_DTV_AUDIO
    5. 

  5. 

  6. #if (CONFIG_DRAMSIZE == 64 ) //305 307 8501 8501D
    7. 

  7. 

  8. /* please fill reserve memory size here */
    9. 

  9. 

  10. 	#define RMEM_MPEG_START_ADDR	0x02200000 //Need 2MB align
    11. 

  11. 	#define RMEM_BLT				0x00270000
    12. 

  12. 	#define RMEM_VIP				0x003c0000
    13. 

  13. 	#define RMEM_VBV				0x00400000
    14. 

  14. 	#define RMEM_MIR				0x00000000
    15. 

  15. 	#define RMEM_DEMOD				0x0004f000
    16. 

  16. 	#define RMEM_RUNAV				RMEM_DEMOD
    17. 

  17. 	#define RMEM_POOL				RMEM_PVR
    18. 

  18. 	#define RMEM_DIO				0x00000000
    19. 

  19. 	#define RMEM_RMRTEST 			0x00000000
    20. 

  20. 	
    21. 

  21. #ifdef CONFIG_AUDIO_16_BIT_MEMORY			
    22. 

  22. 	#define RMEM_AUDIO				0x0013e000		
    23. 

  23. #else			
    24. 

  24. 	#define RMEM_AUDIO				0x001a4000 //0x00152000		
    25. 

  25. #endif
    26. 

  26. 

  27. #ifdef CONFIG_DTV_SUPPORT
    28. 

  28. 	#define RMEM_MPEG				0x01880000
    29. 

  29. 	#ifdef CONFIG_SUPPORT_PVR
    30. 

  30. 		#define RMEM_PVR			0x00400000
    31. 

  31. 	#else
    32. 

  32. 		#define RMEM_PVR			0x00000000
    33. 

  33. 	#endif
    34. 

  34. #else
    35. 

  35. 	#define RMEM_MPEG				0x01800000
    36. 

  36. 	#define RMEM_PVR				0x00000000
    37. 

  37. #endif
    38. 

  38. 	
    39. 

  39. #endif
    40. 

  40. 

  41. #if (CONFIG_DRAMSIZE == 128 ) //506
    42. 

  42. 	
    43. 

  43. 	/* please fill reserve memory size here */
    44. 

  44. 	#define RMEM_MPEG_START_ADDR	0x05400000 //Need 2MB align
    45. 

  45. 	#define RMEM_AUDIO				0x002c4000
    46. 

  46. 	#define RMEM_VBV				0x00600000
    47. 

  47. 	#define RMEM_MPEG				0x01e00000
    48. 

  48. 	#define RMEM_POOL				0x00000000
    49. 

  49. 	#define RMEM_PVR				0x00000000
    50. 

  50. 	#define RMEM_RUNAV				0x00000000
    51. 

  51. 	#define RMEM_DIO				0x00000000
    52. 

  52. 	#define RMEM_RMRTEST 			0x00000000
    53. 

  53. 	
    54. 

  54. #if defined(CONFIG_SUPPORT_MHEG5_HD)
    55. 

  55. 	#define RMEM_BLT				0x00c62000
    56. 

  56. #elif defined(CONFIG_BLT_SUPPORT_PART_SCALING)
    57. 

  57. 	#define RMEM_BLT				0x0068f000
    58. 

  58. #else
    59. 

  59. 	#define RMEM_BLT				0x00c1e000
    60. 

  60. #endif
    61. 

  61. 

  62. #if defined(CONFIG_EXTIC_LCDCONVERTER)
    63. 

  63. 	#define RMEM_VIP				0x00cb0000	//eDP panel needs to disable frame lock and needs 3 buffers all the time.
    64. 

  64. #elif defined(CONFIG_VIP_COLOR_FORMAT_Y8BIT)
    65. 

  65. 	#define RMEM_VIP				0x00780000  //7.5MB  2015.08.19  If use Y8bit, memory can reserve 1MB.
    66. 

  66. #else
    67. 

  67. 	#define RMEM_VIP				0x00880000	//8.5MB, 2014.07.16 jengyun, Y10, C420 and Half-motion are standard procedure of VIP in DTV src, the VIP reserved is 8.5MB instead of 11.75MB. (save 3.25MB)
    68. 

  68. #endif
    69. 

  69. 

  70. #ifdef CONFIG_ENABLE_MIR
    71. 

  71. 	#define RMEM_MIR				0x0022a000	// ceil(656x2,16)x576x16x3 = 2267136 bytes = 2214 k bytes
    72. 

  72. #else
    73. 

  73. 	#define RMEM_MIR				0x00000000
    74. 

  74. #endif
    75. 

  75. 

  76. #if (defined(CONFIG_DVB_SYSTEM_SBTVD_SUPPORT))
    77. 

  77. 	#define RMEM_DEMOD				0x00500000
    78. 

  78. #else
    79. 

  79. 	#define RMEM_DEMOD				0x0004F000
    80. 

  80. #endif
    81. 

  81. 	
    82. 

  82. #endif
    83. 

  83. 

  84. #endif // _DRV_RESERV_MMAP_331_H_
    85.