ch32v30x_dvp.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /********************************** (C) COPYRIGHT *******************************
  2. * File Name : ch32v30x_dvp.h
  3. * Author : WCH
  4. * Version : V1.0.0
  5. * Date : 2021/06/06
  6. * Description : This file contains all the functions prototypes for the
  7. * DVP firmware library.
  8. *********************************************************************************
  9. * Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
  10. * Attention: This software (modified or not) and binary are used for
  11. * microcontroller manufactured by Nanjing Qinheng Microelectronics.
  12. *******************************************************************************/
  13. #ifndef __CH32V30x_DVP_H
  14. #define __CH32V30x_DVP_H
  15. #ifdef __cplusplus
  16. extern "C" {
  17. #endif
  18. #include "ch32v30x.h"
  19. /* DVP Data Mode */
  20. typedef enum
  21. {
  22. Video_Mode = 0,
  23. JPEG_Mode,
  24. }DVP_Data_ModeTypeDef;
  25. /* DVP DMA */
  26. typedef enum
  27. {
  28. DVP_DMA_Disable = 0,
  29. DVP_DMA_Enable,
  30. }DVP_DMATypeDef;
  31. /* DVP FLAG and FIFO Reset */
  32. typedef enum
  33. {
  34. DVP_FLAG_FIFO_RESET_Disable = 0,
  35. DVP_FLAG_FIFO_RESET_Enable,
  36. }DVP_FLAG_FIFO_RESETTypeDef;
  37. /* DVP RX Reset */
  38. typedef enum
  39. {
  40. DVP_RX_RESET_Disable = 0,
  41. DVP_RX_RESET_Enable,
  42. }DVP_RX_RESETTypeDef;
  43. void DVP_INTCfg( uint8_t s, uint8_t i );
  44. void DVP_Mode( uint8_t s, DVP_Data_ModeTypeDef i);
  45. void DVP_Cfg( DVP_DMATypeDef s, DVP_FLAG_FIFO_RESETTypeDef i, DVP_RX_RESETTypeDef j);
  46. #ifdef __cplusplus
  47. }
  48. #endif
  49. #endif