startup_ch32v30x_D8.S 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356
  1. /********************************** (C) COPYRIGHT *******************************
  2. * File Name : startup_ch32v30x_D8.s
  3. * Author : WCH
  4. * Version : V1.0.2
  5. * Date : 2025/03/06
  6. * Description : CH32V303x vector table for eclipse toolchain.
  7. *********************************************************************************
  8. * Copyright (c) 2021 Nanjing Qinheng Microelectronics Co., Ltd.
  9. * Attention: This software (modified or not) and binary are used for
  10. * microcontroller manufactured by Nanjing Qinheng Microelectronics.
  11. *******************************************************************************/
  12. .section .init,"ax",@progbits
  13. .global _start
  14. .align 1
  15. _start:
  16. j handle_reset
  17. .section .vector,"ax",@progbits
  18. .align 1
  19. _vector_base:
  20. .option norvc;
  21. .word _start
  22. .word 0
  23. .word NMI_Handler /* NMI */
  24. .word HardFault_Handler /* Hard Fault */
  25. .word 0
  26. .word Ecall_M_Mode_Handler /* Ecall M Mode */
  27. .word 0
  28. .word 0
  29. .word Ecall_U_Mode_Handler /* Ecall U Mode */
  30. .word Break_Point_Handler /* Break Point */
  31. .word 0
  32. .word 0
  33. .word SysTick_Handler /* SysTick */
  34. .word 0
  35. .word SW_Handler /* SW */
  36. .word 0
  37. /* External Interrupts */
  38. .word WWDG_IRQHandler /* Window Watchdog */
  39. .word PVD_IRQHandler /* PVD through EXTI Line detect */
  40. .word TAMPER_IRQHandler /* TAMPER */
  41. .word RTC_IRQHandler /* RTC */
  42. .word FLASH_IRQHandler /* Flash */
  43. .word RCC_IRQHandler /* RCC */
  44. .word EXTI0_IRQHandler /* EXTI Line 0 */
  45. .word EXTI1_IRQHandler /* EXTI Line 1 */
  46. .word EXTI2_IRQHandler /* EXTI Line 2 */
  47. .word EXTI3_IRQHandler /* EXTI Line 3 */
  48. .word EXTI4_IRQHandler /* EXTI Line 4 */
  49. .word DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
  50. .word DMA1_Channel2_IRQHandler /* DMA1 Channel 2 */
  51. .word DMA1_Channel3_IRQHandler /* DMA1 Channel 3 */
  52. .word DMA1_Channel4_IRQHandler /* DMA1 Channel 4 */
  53. .word DMA1_Channel5_IRQHandler /* DMA1 Channel 5 */
  54. .word DMA1_Channel6_IRQHandler /* DMA1 Channel 6 */
  55. .word DMA1_Channel7_IRQHandler /* DMA1 Channel 7 */
  56. .word ADC1_2_IRQHandler /* ADC1_2 */
  57. .word USB_HP_CAN1_TX_IRQHandler /* USB HP and CAN1 TX */
  58. .word USB_LP_CAN1_RX0_IRQHandler /* USB LP and CAN1RX0 */
  59. .word CAN1_RX1_IRQHandler /* CAN1 RX1 */
  60. .word CAN1_SCE_IRQHandler /* CAN1 SCE */
  61. .word EXTI9_5_IRQHandler /* EXTI Line 9..5 */
  62. .word TIM1_BRK_IRQHandler /* TIM1 Break */
  63. .word TIM1_UP_IRQHandler /* TIM1 Update */
  64. .word TIM1_TRG_COM_IRQHandler /* TIM1 Trigger and Commutation */
  65. .word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
  66. .word TIM2_IRQHandler /* TIM2 */
  67. .word TIM3_IRQHandler /* TIM3 */
  68. .word TIM4_IRQHandler /* TIM4 */
  69. .word I2C1_EV_IRQHandler /* I2C1 Event */
  70. .word I2C1_ER_IRQHandler /* I2C1 Error */
  71. .word I2C2_EV_IRQHandler /* I2C2 Event */
  72. .word I2C2_ER_IRQHandler /* I2C2 Error */
  73. .word SPI1_IRQHandler /* SPI1 */
  74. .word SPI2_IRQHandler /* SPI2 */
  75. .word USART1_IRQHandler /* USART1 */
  76. .word USART2_IRQHandler /* USART2 */
  77. .word USART3_IRQHandler /* USART3 */
  78. .word EXTI15_10_IRQHandler /* EXTI Line 15..10 */
  79. .word RTCAlarm_IRQHandler /* RTC Alarm through EXTI Line */
  80. .word 0
  81. .word TIM8_BRK_IRQHandler /* TIM8 Break */
  82. .word TIM8_UP_IRQHandler /* TIM8 Update */
  83. .word TIM8_TRG_COM_IRQHandler /* TIM8 Trigger and Commutation */
  84. .word TIM8_CC_IRQHandler /* TIM8 Capture Compare */
  85. .word RNG_IRQHandler /* RNG */
  86. .word 0
  87. .word SDIO_IRQHandler /* SDIO */
  88. .word TIM5_IRQHandler /* TIM5 */
  89. .word SPI3_IRQHandler /* SPI3 */
  90. .word UART4_IRQHandler /* UART4 */
  91. .word UART5_IRQHandler /* UART5 */
  92. .word TIM6_IRQHandler /* TIM6 */
  93. .word TIM7_IRQHandler /* TIM7 */
  94. .word DMA2_Channel1_IRQHandler /* DMA2 Channel 1 */
  95. .word DMA2_Channel2_IRQHandler /* DMA2 Channel 2 */
  96. .word DMA2_Channel3_IRQHandler /* DMA2 Channel 3 */
  97. .word DMA2_Channel4_IRQHandler /* DMA2 Channel 4 */
  98. .word DMA2_Channel5_IRQHandler /* DMA2 Channel 5 */
  99. .word 0
  100. .word 0
  101. .word 0
  102. .word 0
  103. .word 0
  104. .word 0
  105. .word USBFS_IRQHandler /* USBFS */
  106. .word 0
  107. .word 0
  108. .word 0
  109. .word UART6_IRQHandler /* UART6 */
  110. .word UART7_IRQHandler /* UART7 */
  111. .word UART8_IRQHandler /* UART8 */
  112. .word TIM9_BRK_IRQHandler /* TIM9 Break */
  113. .word TIM9_UP_IRQHandler /* TIM9 Update */
  114. .word TIM9_TRG_COM_IRQHandler /* TIM9 Trigger and Commutation */
  115. .word TIM9_CC_IRQHandler /* TIM9 Capture Compare */
  116. .word TIM10_BRK_IRQHandler /* TIM10 Break */
  117. .word TIM10_UP_IRQHandler /* TIM10 Update */
  118. .word TIM10_TRG_COM_IRQHandler /* TIM10 Trigger and Commutation */
  119. .word TIM10_CC_IRQHandler /* TIM10 Capture Compare */
  120. .word DMA2_Channel6_IRQHandler /* DMA2 Channel 6 */
  121. .word DMA2_Channel7_IRQHandler /* DMA2 Channel 7 */
  122. .word DMA2_Channel8_IRQHandler /* DMA2 Channel 8 */
  123. .word DMA2_Channel9_IRQHandler /* DMA2 Channel 9 */
  124. .word DMA2_Channel10_IRQHandler /* DMA2 Channel 10 */
  125. .word DMA2_Channel11_IRQHandler /* DMA2 Channel 11 */
  126. .option rvc;
  127. .section .text.vector_handler, "ax", @progbits
  128. .weak NMI_Handler /* NMI */
  129. .weak HardFault_Handler /* Hard Fault */
  130. .weak Ecall_M_Mode_Handler /* Ecall M Mode */
  131. .weak Ecall_U_Mode_Handler /* Ecall U Mode */
  132. .weak Break_Point_Handler /* Break Point */
  133. .weak SysTick_Handler /* SysTick */
  134. .weak SW_Handler /* SW */
  135. .weak WWDG_IRQHandler /* Window Watchdog */
  136. .weak PVD_IRQHandler /* PVD through EXTI Line detect */
  137. .weak TAMPER_IRQHandler /* TAMPER */
  138. .weak RTC_IRQHandler /* RTC */
  139. .weak FLASH_IRQHandler /* Flash */
  140. .weak RCC_IRQHandler /* RCC */
  141. .weak EXTI0_IRQHandler /* EXTI Line 0 */
  142. .weak EXTI1_IRQHandler /* EXTI Line 1 */
  143. .weak EXTI2_IRQHandler /* EXTI Line 2 */
  144. .weak EXTI3_IRQHandler /* EXTI Line 3 */
  145. .weak EXTI4_IRQHandler /* EXTI Line 4 */
  146. .weak DMA1_Channel1_IRQHandler /* DMA1 Channel 1 */
  147. .weak DMA1_Channel2_IRQHandler /* DMA1 Channel 2 */
  148. .weak DMA1_Channel3_IRQHandler /* DMA1 Channel 3 */
  149. .weak DMA1_Channel4_IRQHandler /* DMA1 Channel 4 */
  150. .weak DMA1_Channel5_IRQHandler /* DMA1 Channel 5 */
  151. .weak DMA1_Channel6_IRQHandler /* DMA1 Channel 6 */
  152. .weak DMA1_Channel7_IRQHandler /* DMA1 Channel 7 */
  153. .weak ADC1_2_IRQHandler /* ADC1_2 */
  154. .weak USB_HP_CAN1_TX_IRQHandler /* USB HP and CAN1 TX */
  155. .weak USB_LP_CAN1_RX0_IRQHandler /* USB LP and CAN1RX0 */
  156. .weak CAN1_RX1_IRQHandler /* CAN1 RX1 */
  157. .weak CAN1_SCE_IRQHandler /* CAN1 SCE */
  158. .weak EXTI9_5_IRQHandler /* EXTI Line 9..5 */
  159. .weak TIM1_BRK_IRQHandler /* TIM1 Break */
  160. .weak TIM1_UP_IRQHandler /* TIM1 Update */
  161. .weak TIM1_TRG_COM_IRQHandler /* TIM1 Trigger and Commutation */
  162. .weak TIM1_CC_IRQHandler /* TIM1 Capture Compare */
  163. .weak TIM2_IRQHandler /* TIM2 */
  164. .weak TIM3_IRQHandler /* TIM3 */
  165. .weak TIM4_IRQHandler /* TIM4 */
  166. .weak I2C1_EV_IRQHandler /* I2C1 Event */
  167. .weak I2C1_ER_IRQHandler /* I2C1 Error */
  168. .weak I2C2_EV_IRQHandler /* I2C2 Event */
  169. .weak I2C2_ER_IRQHandler /* I2C2 Error */
  170. .weak SPI1_IRQHandler /* SPI1 */
  171. .weak SPI2_IRQHandler /* SPI2 */
  172. .weak USART1_IRQHandler /* USART1 */
  173. .weak USART2_IRQHandler /* USART2 */
  174. .weak USART3_IRQHandler /* USART3 */
  175. .weak EXTI15_10_IRQHandler /* EXTI Line 15..10 */
  176. .weak RTCAlarm_IRQHandler /* RTC Alarm through EXTI Line */
  177. .weak TIM8_BRK_IRQHandler /* TIM8 Break */
  178. .weak TIM8_UP_IRQHandler /* TIM8 Update */
  179. .weak TIM8_TRG_COM_IRQHandler /* TIM8 Trigger and Commutation */
  180. .weak TIM8_CC_IRQHandler /* TIM8 Capture Compare */
  181. .weak RNG_IRQHandler /* RNG */
  182. .weak SDIO_IRQHandler /* SDIO */
  183. .weak TIM5_IRQHandler /* TIM5 */
  184. .weak SPI3_IRQHandler /* SPI3 */
  185. .weak UART4_IRQHandler /* UART4 */
  186. .weak UART5_IRQHandler /* UART5 */
  187. .weak TIM6_IRQHandler /* TIM6 */
  188. .weak TIM7_IRQHandler /* TIM7 */
  189. .weak DMA2_Channel1_IRQHandler /* DMA2 Channel 1 */
  190. .weak DMA2_Channel2_IRQHandler /* DMA2 Channel 2 */
  191. .weak DMA2_Channel3_IRQHandler /* DMA2 Channel 3 */
  192. .weak DMA2_Channel4_IRQHandler /* DMA2 Channel 4 */
  193. .weak DMA2_Channel5_IRQHandler /* DMA2 Channel 5 */
  194. .weak USBFS_IRQHandler /* USBFS */
  195. .weak UART6_IRQHandler /* UART6 */
  196. .weak UART7_IRQHandler /* UART7 */
  197. .weak UART8_IRQHandler /* UART8 */
  198. .weak TIM9_BRK_IRQHandler /* TIM9 Break */
  199. .weak TIM9_UP_IRQHandler /* TIM9 Update */
  200. .weak TIM9_TRG_COM_IRQHandler /* TIM9 Trigger and Commutation */
  201. .weak TIM9_CC_IRQHandler /* TIM9 Capture Compare */
  202. .weak TIM10_BRK_IRQHandler /* TIM10 Break */
  203. .weak TIM10_UP_IRQHandler /* TIM10 Update */
  204. .weak TIM10_TRG_COM_IRQHandler /* TIM10 Trigger and Commutation */
  205. .weak TIM10_CC_IRQHandler /* TIM10 Capture Compare */
  206. .weak DMA2_Channel6_IRQHandler /* DMA2 Channel 6 */
  207. .weak DMA2_Channel7_IRQHandler /* DMA2 Channel 7 */
  208. .weak DMA2_Channel8_IRQHandler /* DMA2 Channel 8 */
  209. .weak DMA2_Channel9_IRQHandler /* DMA2 Channel 9 */
  210. .weak DMA2_Channel10_IRQHandler /* DMA2 Channel 10 */
  211. .weak DMA2_Channel11_IRQHandler /* DMA2 Channel 11 */
  212. NMI_Handler:
  213. HardFault_Handler:
  214. Ecall_M_Mode_Handler:
  215. Ecall_U_Mode_Handler:
  216. Break_Point_Handler:
  217. SysTick_Handler:
  218. SW_Handler:
  219. WWDG_IRQHandler:
  220. PVD_IRQHandler:
  221. TAMPER_IRQHandler:
  222. RTC_IRQHandler:
  223. FLASH_IRQHandler:
  224. RCC_IRQHandler:
  225. EXTI0_IRQHandler:
  226. EXTI1_IRQHandler:
  227. EXTI2_IRQHandler:
  228. EXTI3_IRQHandler:
  229. EXTI4_IRQHandler:
  230. DMA1_Channel1_IRQHandler:
  231. DMA1_Channel2_IRQHandler:
  232. DMA1_Channel3_IRQHandler:
  233. DMA1_Channel4_IRQHandler:
  234. DMA1_Channel5_IRQHandler:
  235. DMA1_Channel6_IRQHandler:
  236. DMA1_Channel7_IRQHandler:
  237. ADC1_2_IRQHandler:
  238. USB_HP_CAN1_TX_IRQHandler:
  239. USB_LP_CAN1_RX0_IRQHandler:
  240. CAN1_RX1_IRQHandler:
  241. CAN1_SCE_IRQHandler:
  242. EXTI9_5_IRQHandler:
  243. TIM1_BRK_IRQHandler:
  244. TIM1_UP_IRQHandler:
  245. TIM1_TRG_COM_IRQHandler:
  246. TIM1_CC_IRQHandler:
  247. TIM2_IRQHandler:
  248. TIM3_IRQHandler:
  249. TIM4_IRQHandler:
  250. I2C1_EV_IRQHandler:
  251. I2C1_ER_IRQHandler:
  252. I2C2_EV_IRQHandler:
  253. I2C2_ER_IRQHandler:
  254. SPI1_IRQHandler:
  255. SPI2_IRQHandler:
  256. USART1_IRQHandler:
  257. USART2_IRQHandler:
  258. USART3_IRQHandler:
  259. EXTI15_10_IRQHandler:
  260. RTCAlarm_IRQHandler:
  261. TIM8_BRK_IRQHandler:
  262. TIM8_UP_IRQHandler:
  263. TIM8_TRG_COM_IRQHandler:
  264. TIM8_CC_IRQHandler:
  265. RNG_IRQHandler:
  266. SDIO_IRQHandler:
  267. TIM5_IRQHandler:
  268. SPI3_IRQHandler:
  269. UART4_IRQHandler:
  270. UART5_IRQHandler:
  271. TIM6_IRQHandler:
  272. TIM7_IRQHandler:
  273. DMA2_Channel1_IRQHandler:
  274. DMA2_Channel2_IRQHandler:
  275. DMA2_Channel3_IRQHandler:
  276. DMA2_Channel4_IRQHandler:
  277. DMA2_Channel5_IRQHandler:
  278. USBFS_IRQHandler:
  279. UART6_IRQHandler:
  280. UART7_IRQHandler:
  281. UART8_IRQHandler:
  282. TIM9_BRK_IRQHandler:
  283. TIM9_UP_IRQHandler:
  284. TIM9_TRG_COM_IRQHandler:
  285. TIM9_CC_IRQHandler:
  286. TIM10_BRK_IRQHandler:
  287. TIM10_UP_IRQHandler:
  288. TIM10_TRG_COM_IRQHandler:
  289. TIM10_CC_IRQHandler:
  290. DMA2_Channel6_IRQHandler:
  291. DMA2_Channel7_IRQHandler:
  292. DMA2_Channel8_IRQHandler:
  293. DMA2_Channel9_IRQHandler:
  294. DMA2_Channel10_IRQHandler:
  295. DMA2_Channel11_IRQHandler:
  296. 1:
  297. j 1b
  298. .section .text.handle_reset,"ax",@progbits
  299. .weak handle_reset
  300. .align 1
  301. handle_reset:
  302. .option push
  303. .option norelax
  304. la gp, __global_pointer$
  305. .option pop
  306. la sp, _eusrstack
  307. /* Load data section from flash to RAM */
  308. la a0, _data_lma
  309. la a1, _data_vma
  310. la a2, _edata
  311. bgeu a1, a2, 2f
  312. 1:
  313. lw t0, (a0)
  314. sw t0, (a1)
  315. addi a0, a0, 4
  316. addi a1, a1, 4
  317. bltu a1, a2, 1b
  318. 2:
  319. /* Clear bss section */
  320. la a0, _sbss
  321. la a1, _ebss
  322. bgeu a0, a1, 2f
  323. 1:
  324. sw zero, (a0)
  325. addi a0, a0, 4
  326. bltu a0, a1, 1b
  327. 2:
  328. /* Configure pipelining and instruction prediction */
  329. li t0, 0x1f
  330. csrw 0xbc0, t0
  331. /* Enable interrupt nesting and hardware stack */
  332. li t0, 0x0b
  333. csrw 0x804, t0
  334. /* Enable floating point and global interrupt, configure privileged mode */
  335. li t0, 0x6088
  336. csrw mstatus, t0
  337. /* Configure the interrupt vector table recognition mode and entry address mode */
  338. la t0, _vector_base
  339. ori t0, t0, 3
  340. csrw mtvec, t0
  341. jal SystemInit
  342. la t0, main
  343. csrw mepc, t0
  344. mret